With the shrinking of technology to deeper sub-micron levels, SoC design is getting more complex every day as more functionality gets incorporated into the chips. As SoC designers navigate this ...
Ever-growing chip size and complexity put pressure on every step and every electronic design automation (EDA) tool in the development flow. More decisions must be made at the architectural stage, ...
Detailed and precise hierarchical design planning is essential to achieving closure on large designs. In this article we describe a new hierarchical design flow and its usage on a 3 million-gate chip.
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback