Designed a 16 bit pipe-lined multiplier using the concept of partial products. DRC check and LVS match were performed. It was designed using cadence spectre with almost equal fall and rise delays.
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback